Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) **EP 1 061 111 A1**

(12)

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

- (43) Date of publication: 20.12.2000 Bulletin 2000/51
- (21) Application number: 99906467.8
- (22) Date of filing: 24.02.1999

- (51) Int. Cl.⁷: **C09K 3/14**, H01L 21/304
- (86) International application number: PCT/JP99/00844
- (87) International publication number: WO 99/43761 (02.09.1999 Gazette 1999/35)
- (84) Designated Contracting States:

 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

 MC NL PT SE
- (30) Priority: 24.02.1998 JP 4228898
- (71) Applicant: Showa Denko Kabushiki Kaisha Tokyo 105-8518 (JP)

- (72) Inventors:
 - KIDO, Takanori
 Shiojiri-shi, Nagano 399-6461 (JP)
 - ICHIKAWA, Kagetaka Shiojiri-shi, Nagano 399-6461 (JP)
- (74) Representative:
 Strehl Schübel-Hopf & Partner
 Maximilianstrasse 54
 80538 München (DE)
- (54) ABRASIVE COMPOSITION FOR POLISHING SEMICONDUCTOR DEVICE AND PROCESS FOR PRODUCING SEMICONDUCTOR DEVICE WITH THE SAME
- (57) An abrasive composition for polishing a semi-conductor device, comprising cerium oxide, a water-soluble organic compound having at least one group of COOH, -COOM $_X$ (wherein M_X is an atom or a functional group capable of substituting a H atom to form a salt), -SO $_3$ H or -SO $_3$ M $_Y$ (wherein M_Y is an atom or a functional group capable of substituting a H atom to form a salt), and water a process for forming shallow trench isolations using this abrasive composition.

Description

TECHNICAL FIELD

[0001] The present invention relates to an abrasive composition for polishing a semiconductor device, more specifically, to an abrasive composition for use in element isolation of a semiconductor device by the shallow trench isolation process, as well as a process for manufacturing a semiconductor device using said abrasive composition.

BACKGROUND ART

10

55

[0002] As a method for isolating elements of a semiconductor device, a great deal of attention is shifting from the LOCOS (Local Oxidation of Silicon) process toward a shallow trench isolation process where a silicon nitride layer is formed on a silicon substrate, shallow trenches are formed and an oxide layer is deposited thereon and then planalized by the CMP technique using the silicon nitride layer as a stopper, as the effective element region is wide and a higher density semiconductor device can be fabricated.

[0003] In many of the shallow trench isolation processes, a silicon nitride layer is formed as a lower layer of the oxide layer to be polished, the silicone nitride layer is used as the stopper in the polishing, the surface to be planarized is polished to give uniform and exact removed thickness, and the polishing is finished when a predetermined thickness removed is reached.

[0004] As the abrasive composition used to this effect, JP-A-9-194823 describes a composition using silicon nitride, silicon carbide or graphite as the particulate abrasive and JP-A-9-208933 describes an abrasive composition comprising silicone nitride fine powder having added thereto an acid such as gluconic acid.

[0005] These abrasive compositions contain an abrasive having high hardness and certainly ensure a high polishing rate, however, they are disadvantageous in that many scratches are generated on the polished surface and give rise to reduction in the performance of the semiconductor device.

[0006] Furthermore, the above-described techniques are insufficient in the "selectivity ratio" which is a value obtained by dividing the polishing rate for an oxide layer by the polishing rate for a silicon nitride layer and shows how easy the oxide layer, in many cases, silicon dioxide layer is polished as compared with the silicon nitride stopper layer. Thus, there is a need to increase the selection ratio.

[0007] The object of the present invention is to provide an abrasive composition for polishing a semiconductor device, which can overcome the above-described problems.

[0008] Another object of the present invention is to provide a semiconductor device, which have solved the above-described problems.

35 DISCLOSURE OF THE INVENTION

[0009] As a result of extensive investigations to solve those problems, the present inventors have found (1) an abrasive composition for polishing a semiconductor device in the shallow trench isolation process, said composition mainly comprising water, cerium oxide powder and one or more water-soluble organic compound having at least one of a - COOH group, a -COOM $_X$ group (wherein M_X is an atom or functional group capable of displacing a H atom to form a salt), a -SO $_3$ H group and a -SO $_3$ M $_Y$ group (wherein M $_Y$ represents an atom or functional group capable of displacing a H atom to form a salt).

[0010] Preferably, by using the abrasive composition for manufacturing a semiconductor device of the present invention, (2) wherein the concentration of cerium oxide in the abrasive composition is from 0.1 to 10 wt% and the amount of the water-soluble organic compound added, in terms of the weight ratio to the cerium oxide, is from 0.001 to 20, and (3) wherein when a silicon nitride layer and a silicon oxide layer separately formed on a silicon substrate by the CVD method are independently polished under the same conditions, the ratio of the polishing rate for the former to that for the latter is 10 or more, the scratches on the polished surface can be significantly reduced and the value of the selectivity ratio can significantly increase.

50 [0011] The present invention also provide a process for manufacturing a semiconductor device, comprising the steps of

forming a silicon nitride layer on a semiconductor substrate,

selectively removing a portion of said silicon nitride layer to expose said semiconductor substrate,

ething said semiconductor substrate using said silicon nitride layer as a mask to form a trench,

depositing a silicon oxide layer on said silicon nitride layer and said semiconductor substrate to completely fill said trench with the silicon oxide layer, and

planarization-polishing said silicon oxide layer using said silicon nitride layer as a stopper to selectively remain said

silicon oxide in said trench,

wherein said planarization-polishing is performed by using an abrasive composition for polishing a semiconductor device, said composition mainly comprising water, cerium oxide powder and one or more water-soluble organic compound having at least one of a -COOH group, -COOM $_{\rm X}$ group (wherein M $_{\rm X}$ is an atom or functional group capable of replacing a H atom to form a salt), a -SO $_{\rm 3}$ H group or a -SO $_{\rm 3}$ M $_{\rm Y}$ group (wherein M $_{\rm Y}$ is an atom or functional group capable of replacing a H atom to form a salt).

[0012] In this process, shallow trench isolation can be formed with reduced scratches on the polished surface and with a high controllability.

BRIEF DESCRIPTION OF THE INVENTION

[0013]

5

15

Figs. 1 - 4 are cross-sectional views of a semiconductor device in the order of the steps for illustrating a process for forming a shallow trench isolation.

BEST MODES FOR CARRYING OUT THE INVENTION

[0014] The abrasive composition for polishing a semiconductor device of the present invention is first described.

[0015] The cerium oxide fine powder used in the present invention is preferably in a high purity, specifically, the purity is preferably 99 wt% or more, more preferably 99.9 wt% or more. If the purity is less than this range, it is difficult to remove the impurity elements having adverse effects on the properties of the semiconductor from the surface of the semiconductor device even if the semiconductor device after the polishing is cleaned, as a result, defectives increase and the yield disadvantageously decreases.

[0016] The average particle size of the cerium oxide fine powder is preferably from 0.01 to 1.0 μ m, more preferably from 0.1 to 0.5 μ m. If the average particle size is less than 0.01 μ m, the polishing rate for the oxide layer, in many cases, silicon dioxide layer, is reduced, whereas if it exceeds 1.0 μ m, fine scratches are readily generated on the polished surface.

30 [0017] The primary particle size of cerium oxide is preferably from 0.005 to 0.5 μm, more preferably from 0.02 to 0.2 μm. If the primary particle size is less than 0.005 μm, the polishing rate for the oxide layer is extremely reduced and a sufficiently large selection ratio cannot be attained, whereas if it exceeds 0.5 μm, fine scratches are readily generated on the polished surface.

[0018] The concentration of cerium oxide (fine powder) in the abrasive composition of the present invention depends on the polishing conditions such as working pressure, however, it is preferably from 0.1 to 10 wt%, more preferably from 0.3 to 5 wt%. If the concentration is less than 0.1 wt%, the polishing rate for the oxide layer is reduced, whereas even if it exceeds 10 wt%, improvement in the effect, namely, improvement of the polishing rate for the oxide layer is not enhanced by the increase in the concentration and profitability disadvantageously decreases.

[0019] The water-soluble organic compound for use in the present invention is described below.

[0020] This is a water-soluble organic compound having at least one of -COOH group, -COOM_X group (wherein M_X is an atom or functional group capable of displacing a H atom to form a salt), -SO₃H group and a -SO₃M_Y group (wherein M_Y is an atom or functional group capable of displacing a H atom to form a salt). In the case of a salt, an alkali metal is preferably not contained. The water-soluble organic compound for use in the present invention is not particularly limited as far as it has at least one of the above-described groups. The water-soluble organic compound may be used alone or in combination.

[0021] Specific preferred examples thereof include polyacrylic acid ({CH₂CHCOOH}_n, molecular weight: 500 - 10000), polymethacrylic acid ({CH₂CCH₃COOH}_n, molecular weight: 500 - 10000), ammonium salts thereof, naphthalenesulfric acid-formalin condensate (the following formula:

50

10

molecular weight: 500 - 10000), ammonium salt thereof, as well as, malic acid (HOOCCH(OH)CH₂COOH, molecular weight: 134.09), lactic acid (CH₃CH(OH)COOH, molecular weight: 90.08), tartaric acid (HOOC(CHOH)₃COOH, molecular weight: 150.09), gluconic acid (HOCH₂(HCOH)₄COOH, molecular weight: 196.16), citric acid monohydrate (HOOCCH₂C(OH)(COOH)CH₂COOH • H₃O, molecular weight: 210.14), succinic acid (HOOC(CH₂)₂COOH, molecular weight: 118.09), adipic acid (HOOC(CH₂)₄COOH, molecular weight: 146.14), fumaric acid (HOOCCH=CHCOOH, molecular weight: 116.07) and other organic acids, ammonium salts thereof, aspartic acid (HOOCCH₂CH(NH₂)COOH, molecular weight: 133.10), glutamic acid (HOOCCH₂CH₂CH(NH₂)COOH, molecular weight: 147.13) and other acidic amino acids, ammonium salts thereof, glycine (H₂NCH₂COOH, molecular weight: 75.07), 4-aminobutyric acid (H₂N(CH₂)₃COOH, molecular weight: 103.12), 6-aminohexanoic acid (H₂N(CH₂)₅COOH, molecular weight: 131.17), 12-aminolauric acid (H₂N(CH₂)₁₁COOH, molecular weight: 174.20), glycylglycine (H₂NCH₂CONHCH₂COOH, molecular weight: 132.12) and other neutral or basic amino acids, laurylbenzene sulfric acid (CH₃(CH₂)₁₁C₆H₄SO₃H, molecular weight: 326.50) and ammonium salt thereof, etc.

[0022] The amount of the water-soluble organic compound added varies depending on the kind of the compound, the concentration of the cerium oxide fine powder in the composition of the present invention, the pH value of the composition or the polishing conditions such as working pressure, however, it is preferably in terms of the weight ratio to the cerium oxide, from 0.001 to 20, more preferably from 0.005 to 10, still more preferably from 0.005 to 5. If the weight ratio is less than 0.1, the amount of the water-soluble organic compound adsorbing to the surface of the silicon nitride layer is small as compared with the abrasive grain working in the polishing process and a poor adsorption layer is formed, as a result, the effect of preventing the direct contact of the cerium oxide fine powder with the silicon nitride layer is not sufficiently large and the polishing rate for the silicon nitride layer cannot be reduced, whereas even if it exceeds 20, the effect is no more enhanced by the increase in the amount and profitability disadvantageously decreases.

[0023] The pH of the abrasive composition of the present invention is next described.

[0024] The pH should can be controlled if necessary since it has an influence to the polishing rates of both the silicon dioxide layer and the silicon nitride. If the pH is to be lowered, inorganic acids such as nitric acid, hydrochloric acid and sulfric acid, organic acids such as malic acid, lactic acid, tartaric acid, gluconic acid, citric acid monohydrate, succinic acid, adipic acid and fumaric acid, and acidic amino acids such as aspartic acid and glutamic acid may be used. If the pH is to be increased, ammonia, amines such as ethanolamine, or neutral or basic amino acids such as glycine, 4-aminobutyric acid, 6-aminohexanoic acid, 12-aminolauric acid, argiric acid and glycylglycine may be used. The pH of 4 or more is preferable in some cases but the pH of less than 4 may be used.

[0025] The abrasive composition of the present invention may further contain an abrasive other than cerium oxide, and additives commonly used in abrasive compositions, such as a viscosity adjusting agent, a buffer, a surface active agent and a chelating agent.

[0026] The abrasive composition of the present invention is characterized by a high selectivity in the polishing rate between silicon oxide and silicon nitride and the selectivity ratio can be at least 10, preferably 30 or more and more preferably 50 or more. In addition, it is characterized by great decrease in scratches to the polished surface.

[0027] The process for formation of shallow trench isolation in a semiconductor device using the abrasive composition is now described.

[0028] The drawings are referred to. As shown in Fig. 1, the surface of a semiconductor substrate such as silicon is oxidized to form a thin silicon oxide layer 2, on which a silicon nitride layer 3 is deposited, at a thickness of, for example, 200 nm by CVD. By photolithography using a photoresist, for example, openings 3 with a width of, for example, 500 - 5000 nm is formed on the silicon nitride layer at locations where trenches are to be formed.

[0029] Using the silicon nitride layer 3 with the openings as a mask, the semiconductor substrate 1 is subjected to selective etching to form shallow trenches having a depth of, for example, 500 nm.

[0030] Silicon oxide 5 is deposited on the entire surface of the semiconductor substrate 1 having thereon the silicon nitride layer 3, for example, by the bias CVD method which allow an excellent filling property, so that the trenches 4 can

be completely filled with the silicon oxide 5 (Fig. 2).

[0031] If planalization-polishing using an abrasive composition is effected on this construction, the surface of the silicon oxide layer 5 is gradually polished as a planar surface in spite of the presence of the recess portions on the trenches 4. As the polishing is continued, the polished surface reaches the surface of the silicon nitride layer 3, before which the surface becomes completely planar and the recesses on the trenches disappear. The polishing is finished at the stage when the surface of the silicon nitride layer 3 is exposed. Thus, the shallow trench isolations 5' are formed as shown in Fig. 3. The silicon nitride layer 3 may be used as an insulating layer on the semiconductor device, but is usually removed as shown in Fig. 4.

[0032] In the planalization-polishing for formation of shallow trench isolation as described above, the ratio of the polishing ratio of silicon oxide to silicon nitride, i.e., the selectivity ratio, should be high in order to effectively polish the silicon oxide and to ensure stopping of polishing at the location of the silicon nitride. Also, it is not desired if there are scratches on the polished surface since they may cause deterioration of the characteristics of the semiconductor device.

[0033] The abrasive composition of the present invention described before was developed to provide a most adequate composition for the planarization-polishing. With the abrasive composition of the present invention, at least 10, preferably 50 or more, even 60 or more of said selectivity ratio can be obtained, by which highly controlled planarization-polishing can be made and prevention of scratches on the polished surface can be also attained.

[0034] The method of carrying out of the polishing using the abrasive composition of the present invention may be any known polishing method or mechanochemical polishing method.

EXAMPLES

[0035] The present invention is described in greater detail below by referring to the Examples, however, the present invention should not be construed as being limited thereto.

Example 1

[0036] 100 g of high-purity cerium oxide slurry (GPL-C1010, produced by Showa Denko KK, d_{50} =0.5 μ m, primary particle size: 0.1 μ m, concentration of cerium oxide having a purity of 99.9 wt% or more: 10 wt%) was mixed with 100 g of a solution obtained by dissolving 10 g of ammonium polyacrylate in water. Water was further added thereto to prepare a slurried abrasive composition in a total amount of 1,000 g. The composition obtained had a pH of 7.2, a cerium oxide concentration of 1 wt% and an ammonium polyacrylate concentration of 1 wt%. The amount of the water-soluble organic compound added, in terms of the weight ratio to the cerium oxide, was 1.0.

[0037] The polishing performance of this abrasive slurry for the silicon dioxide layer and for the silicon nitride layer was evaluated as follows.

[Polishing Conditions]

[8800]

Material polished:

- (1) silicon dioxide layer (thickness: about 1 μ m) formed on a silicon wafer having a diameter of 6" and a thickness of 625 μ m by the CVD method
- (2) silicon nitride layer (thickness: about 0.5 μ m) formed on a silicon wafer having a diameter of 6" and a thickness of 625 μ m by the CVD method

Pad:

45

two layer-type pad for polishing a semiconductor device (IC1000/Suba400, manufactured by Rhodel-Nitta KK) Polishing machine:

single side polishing machine for polishing a semiconductor device (Model SH-24, manufactured by Speedfam KK, work table diameter: 610 mm)

Revolution number of table:

55 70 rpm

Working pressure:

300 gf/cm²

Slurry feeding rate:

100 ml/min

Polishing time:

1 min

5 [Evaluation Item and Evaluation Method]

[0039]

Polishing rate:

light interference-type layer thickness measuring apparatus

10 Scratch:

optical microscope dark-field observation (3% of the wafer surface was observed at 200 magnifica-

tion and the number of scratches was converted into pieces/ wafer)

[0040] As a result of the above-described polishing test, the polishing rate for the silicon dioxide layer was high and 5,050 Å/min and the polishing rate for the silicon nitride layer was extremely low and 77 Å/min. Accordingly, the selectivity ratio was as high as 66.

[0041] Scratches were not observed either on the silicon dioxide layer or silicon nitride layer.

Examples 2 to 9

20 [0042] Slurries were prepared in the same conditions as in Example 1 except for changing the cerium oxide concentration and the ammonium polyacrylate concentration, and then, evaluated on the polishing performance in the same manner as in Example 1. The results are shown in Table 1 together with the results of Example 1.

Examples 10 to 15

25

[0043] Slurries were prepared using the same cerium oxide as used in Example 1 but changing the kind of the aqueous organic compound. The cerium oxide concentration and the water-soluble organic compound concentration were set to be the same and each was 1 wt%. The weight ratio therebetween was accordingly 1. The pH of each abrasive slurry was adjusted to be about 7 by adding ammonia. The polishing performance was evaluated in the same manner as in Example 1 and the results obtained are shown in Table 2.

Examples 16 to 23

[0044] Slurries were prepared using the same cerium oxide as used in Example 1 but changing the kind of the aqueous organic compound. The cerium oxide concentration and the water-soluble organic compound concentration were set to be the same and each was 1 wt%. The weight ratio therebetween was accordingly 1. The polishing performance was evaluated in the same manner as in Example 1 and the results obtained are shown in Table 3.

Comparative Example 1

[0045] A slurry of 10 wt% was prepared by diluting a silica slurry (SC-1, produced by Cabot KK, 30 wt%) and evaluated on the polishing performance. The results are shown in Table 3.

Comparative Example 2

[0046] A slurry of 1 wt% was prepared by diluting the same cerium oxide as used in Example 1. The water-soluble organic compound was not added. The polishing test was performed in the same manner as in Example 1 and the results are shown in Table 3.

[0047] As seen from the results, when silicon nitride layer and silicon oxide layer separately formed on a silicon substrate by the CVD method were independently polished under the same conditions, the ratio of the polishing rate for the former to that for the latter, namely, the selectivity ratio greatly exceeded 10 in the case of the present invention.

55

40

		T -	_	τ	Į.	Τ_	Γ	_	_		_	_
	Scratches on Polished Surface	Silicon Silicon	Nitride	0	0	0	0	0	0	0	0	c
		Silicon	Dioxide Nitride	0	o	0	0	0	0	0	0	0
	Selection	Ratio		99	35	64	49	48	51	50	23	5.4
•	Polishing Rate Polishing Rate for Silicon for Silicon	Nitride Layer	(W) Hand	77	170	91	16	7.0	99	9	110	110
		Slurry Dioxide Layer	(WTIII /V)	5050	5920	5180	3720	3370	3290	3010	6240	2000
	jo Hď	Slurry		7.2	7.1	7.2	7.2	7.4	7.2	7.0	7.3	7.1
	Weight	Ratio		1	0.2	0.5	2	0.4	1	2	1	2
	Ammonium Polyacrylate Weight pH of	Cono	(* 64)	1	0.2	0.5	2	0.2	0.5	1	2	4
	Example Cerium Oxide	(wt%)		1	7	1	1	0.5	0.5	0.5	2	2
	Example	Š	,	1	7	8	4	5	9	7	89	0

, ,

xample No.	Water-Soluble Organic Compound	ph of Slurry	Polishing Rate pH of for Silicon Slurry Dioxide Layer (Å/min)	Polishing Rate Polishing Rate for Silicon Dioxide Layer Nitride Layer (Å/min)	Selection Ratio	Scratches on Polished Surface (pieces/wafer) Silicon Silicon Dioxide Nitride	Scratches on Polished Surface Surface Licon Silicon Oxide Nitride
10	polymethacrylic acid	7 8	5280	60	;	Layer	Layer
-			00.30.	60	40	_	-
7.7	naphthalenesulfonic acid formalin condensate	6.2	5760	96	59	0	0
12	malic acid	7.3	3070	10		1	
13	lactic acid	0,0	6010	120	7	0	0
14	tartaric acid	6.3	35.60	70	00.	2	0
15	laurylbenzenesulfonic acid		0000	2	10	5	٥
	3405 34:344501:50:111					•	•

8.

•

Example	Water-Soluble Ordanic Compound	Jo Hď	Polishing Rate for Silicon	Polishing Rate Polishing Rate for Silicon	Selection		Scratches on Polished Surface (pieces/wafer)
0		Slurry	Slurry Dioxide Layer (A/min)	Nitride Layer (Å/min)	RACLO	Silicon Silicon Dioxide Nitride Layer Layer	Silicon Nitride Layer
16	aspartic acid	3.2	2210	22	100	0	0
17	glutamic acid	3.3	3270	9€	16	0	0
18	malic acid	2.8	2550	83	31	0	0
19	lactic acid	2.9	5010	61	82	0	0
20	tartaric acid	3.0	2790	85	48	0	0
21	succinic acid	3.2	4960	86	51	0	0
22	fumaric acid	2.6	3800	77	49	0	٥
23	adipic acid	3.3	4090	91	45	0	0

5

				Polishing Polishing	Polishing		Scratches on	es on
				Rate for	Rate for Rate for		Polished Surface	Surface
Comparative	Constitution of Compound	Weight	Weight pH of	Silicon	Silicon	Selection	(pieces/	wafer)
Example No.		Ratio	Slurry	Ratio Slurry Dioxide	Nitride	Ratio Silicon Silicon	Silicon	Silicon
				Layer	Layer		Dioxide Nitride	Nitride
				(A/min)	(A/min)		Layer Layer	Laver
1	silica, 10 wt8		- 10.3	1610	410	410 3 9	6	c
2	cerium oxide, 1 wt&	0	7.0	6130	1050	, c	0	0

INDUSTRIAL APPLICABILITY

[0048] The abrasive composition for polishing a semiconductor device of the present invention is high in the polishing rate for silicon dioxide as the oxide layer, has a large selectivity ratio to the polishing rate for silicon nitride layer, and is reduced in scratches generated on the polished surface, hence, is suited as a composition for polishing a semiconductor device, used in polishing the oxide layer, in many cases, silicon dioxide layer, with a silicon nitride layer as the stopper.

Claims

10

15

- 1. An abrasive composition for polishing a semiconductor device in the shallow trench isolation process, said composition mainly comprising water, cerium oxide powder and one or more water-soluble organic compound having at least one of a -COOH group, a -COOM_X group (wherein M_X is an atom or functional group capable of displacing a H atom to form a salt), a -SO₃H group and a -SO₃M_Y group (wherein M_Y represents an atom or functional group capable of displacing a H atom to form a salt).
- 2. The abrasive composition for polishing a semiconductor device as claimed in claim 1, wherein the concentration of cerium oxide in the abrasive composition is from 0.1 to 10 wt% and the amount of the water-soluble organic compound added, in terms of the weight ratio to the cerium oxide, is from 0.001 to 20.

20

30

35

- 3. The abrasive composition for polishing a semiconductor device as claimed in claim 1, wherein when a silicon nitride layer and a silicon oxide layer separately formed on a silicon substrate by the CVD method are independently polished under the same conditions, the ratio of the polishing rate for the former to that for the latter is 10 or more.
- 25 4. A process for manufacturing a semiconductor device, comprising the steps of

forming a silicon nitride layer on a semiconductor substrate,

selectively removing a portion of said silicon nitride layer to expose said semiconductor substrate,

ething said semiconductor substrate using said silicon nitride layer as a mask to form a trench,

depositing a silicon oxide layer on said silicon nitride layer and said semiconductor substrate to completely fill said trench with the silicon oxide layer, and

planarization-polishing said silicon oxide layer using said silicon nitride layer as a stopper to selectively remain said silicon oxide in said trench,

wi dı or

wherein said planarization-polishing is performed by using an abrasive composition for polishing a semiconductor device, said composition mainly comprising water, cerium oxide powder and one or more water-soluble organic compound having at least one of a -COOH group, -COOM $_{\rm X}$ group (wherein M $_{\rm X}$ is an atom or functional group capable of replacing a H atom to form a salt), a -SO $_{\rm 3}$ H group or a -SO $_{\rm 3}$ M $_{\rm Y}$ group (wherein M $_{\rm Y}$ is an atom or functional group capable of replacing a H atom to form a salt).

- 5. The process for manufacturing a semiconductor device as set force in claim 4, wherein the concentration of cerium oxide in the abrasive composition is from 0.1 to 10 wt% and the amount of the water-soluble organic compound added, in terms of the weight ratio to the cerium oxide, is from 0.001 to 20.
- 6. The process for manufacturing a semiconductor device as set forth in claim 4, wherein when a silicon nitride layer and a silicon oxide layer separately formed on a semiconductor substrate by the CVD method are independently polished under the same conditions, the ratio of the polishing rate for the former to that for the latter is 10 or more.

50






Fig.2




Fig.3





Fig.4



INTERNATIONAL SEARCH REPORT

International application No. PCT/JP99/00844

		<u></u>				
	SEFICATION OF SUBJECT MATTER C1 C09K3/14, H01L21/304					
According to	o International Patent Classification (IPC) or to both na	ational classification and IPC				
B. FIELD	S SEARCHED					
Minimum d Int.	ocumentation searched (classification system followed C1 C09K3/14, H01L21/304	by classification symbols)				
Documental	ion searched other than minimum documentation to the	e extent that such documents are included	d in the fields searched			
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) WPI/L (QUESTEL)						
C. DOCUMENTS CONSIDERED TO BE RELEVANT						
Category	Citation of document, with indication, where ap		Relevant to claim No.			
X Y	JP, 8-302338, A (Sony Corp.) 19 November, 1996 (19. 11. 9)		1-3 4-6			
Y	JP, 8-41443, A (Okuno Chemic Ltd.), 13 February, 1996 (13. 02. 9		1-3			
¥	JP, 9-137156, A (Mitsubishi Chemical Corp.), 1-3 27 May, 1997 (27. 05. 97) (Family: none)					
,			•			
-						
C Court	and the second s					
	Further documents are listed in the continuation of Box C. See patent family annex.					
* Special categories of cited documents: A* document defining the general state of the art which is not considered to be of particular relevance considered to be of particular relevance it in the application but cited to understand the principle or theory underlying the invention cannot be document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) To document referring to an oral disclosure, use, exhibition or other means P* document published prior to the international filing date but later than the priority date claimed Date of the actual completion of the international search Tater document published after the international filing date or priority date and not is conflict with the application but cited to understand the principle or theory underlying the invention cannot be considered novel or cannot be considered novel or cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be						
	lay, 1999 (24. 05. 99)	1 June, 1999 (01.	06. 99)			
Name and n Japa	nailing address of the ISA/ Inese Patent Office	Authorized officer				
Facsimile N	lo.	Telephone No.	Telephone No.			

Form PCT/ISA/210 (second sheet) (July 1992)

